WHAT IS CLAIMED IS:

10

(7) 157

ļ÷

20-

30

1. A latency-independent interface between first and second hardware components, comprising:

a data gate circuit that #ransmits a data gate signal;

- a data circuit that transmits or receives data under the control of the data gate signal;
- a media gate circuit that transmits a media gate signal;
- a mode selection circuit that transmits mode selection information under the control of the media gate signal; and
- a buffer attention circuit that receives a buffer attention signal.
- 2. The latency-independent interface of claim 1, wherein the mode selection information comprises tag information and control information.
- 3. The latency independent interface of claim 2, wherein the tag information comprises a tag command that identifies a location of associated data, and the control information comprises commands that indicate whether associated data is continued from a previous location or from a new location.
- 4. The latency-independent interface of claim 3, wherein the control information further comprises a reset command.
 - 5. The latency-independent interface of claim 3, wherein the control information further comprises size information comprising a size command that indicates size of associated data.

10

- 6. A latency-independent interface between first and second hardware components, comprising:
 - a data gate circuit that receives a data gate signal;
- a data circuit that transmits or receives data under the control of the data gate signal;
 - a media gate circuit that receives a media gate signal;
 - a mode selection circuit that receives mode selection information under the control of the media gate signal; and
- a buffer attention circuit that transmits a buffer attention signal.
- 7. The latency-independent interface of claim 6, wherein the mode selection information comprises tag information and control information.
- 8. The latency-independent interface of claim 7, wherein the tag information comprises a tag command that identifies a location of associated data, and the control information comprises commands that indicate whether associated data is continued from a previous location or from a new location.
- 9. The latency-independent interface of claim 8, wherein the control information further comprises a reset command.
- 10. The latency-independent interface of claim 8, wherein the control information further comprises size information comprising a size command that indicates size of associated data.
- 11. A latency-independent interface between first and second hardware components, comprising:

30

- a first data gate circuit that /transmits a data gate signal;
 - a first data circuit that transmits or receives data under the control of the data gate signal;
 - a first media gate circuit that transmits a media gate signal;
 - a first mode selection circuit that transmits mode selection information under the control of the media gate signal;
 - a first buffer attention circuit that receives a buffer attention signal;
 - a second data gate circuit that receives the data gate signal;
 - a second data circuit that transmits or receives data under the control of the data gate signal;
 - a second media gate circuit that receives the media gate signal;
 - a second mode selection circuit that receives mode selection information under the control of the media gate signal; and
 - a second buffer attention circuit that transmits a buffer attention signal.
 - 12. The latency-independent interface of claim 11, wherein the mode selection information comprises tag information and control information.
 - 13. The latency-independent interface of claim 12, wherein the tag information comprises a tag command that identifies a location of associated data, and the control information comprises commands that indicate whether associated data is continued from a previous location or from a new location.

5

- 14. The latency-independent interface of claim 13, wherein the control information further comprises a reset command.
- 15. The latency-independent interface of claim 13, wherein the control information further comprises size information comprising a size command that indicates size of associated data.
- 16. A latency-independent / interface between first and second hardware components, comprising:

data gate circuit means for transmitting a data gate signal;

data circuit means for transmitting or receiving data under the control of the data gate signal;

media gate circuit means for transmitting a media gate signal;

mode selection circuit means for transmitting mode selection information under the control of the media gate signal; and

buffer attention circuit means for receiving a buffer attention signal.

- 17. The latency-independent interface of claim 16, wherein the mode selection information comprises tag information and control information.
 - 18. The latency-independent interface of claim 17, wherein the tag information comprises a tag command that identifies a location of associated data, and the control information comprises commands that indicate whether associated data is continued from a previous location or from a new location.

Conit A1

5

1新 山

2**0**⊭

25

30

19. The latency-independent interface of claim 18, wherein the control information further comprises a reset command.

- 20. The latency-independent interface of claim 18, wherein the control information further comprises size information comprising a size command that indicates size of associated data.
- 10 21. A latency-independent interface between first and second hardware components, comprising:

data gate circuit means for receiving a data gate signal;

data circuit means for transmitting or receiving data under the control of the data gate signal;

media gate circuit means for receiving a media gate signal;

mode selection circuit means for receiving mode selection information under the control of the media gate signal; and

buffer attention circuit means for transmitting a buffer attention signal.

- 22. The latency-independent interface of claim 21, wherein the mode selection information comprises tag information and control information.
 - 23. The latency-independent interface of claim 22, wherein the tag information comprises a tag command that identifies a location of associated data, and the control information comprises commands that indicate whether associated data is continued from a previous location or from a new location.

30

5

- 24. The latency-independent interface of claim 23, wherein the control information further comprises a reset command.
 - 25. The latency-independent interface of claim 23, wherein the control information further comprises size information comprising a size command that indicates size of associated data.
- 10 26. A latency-independent interface between first and second hardware components, comprising:

first data gate circuit means for transmitting a data gate signal;

first data circuit means for transmitting or receiving data under the control of the data gate signal;

first media gate circuit means for transmitting a media gate signal;

first mode selection circuit means for transmitting mode selection information under the control of the media gate signal;

first buffer attention circuit means for receiving a buffer attention signal;

second data gate circuit means for receiving the data gate signal;

second data circuit means for transmitting or receiving data under the control of the data gate signal;

second media gate circuit means for receiving the media gate signal;

second mode selection circuit means for receiving mode selection information under the control of the media gate signal; and

30

10

second buffer attention circuit means for transmitting a buffer attention signal.

27. The latency-independent interface of claim 26, wherein the mode selection information comprises tag information and control information.

- 28. The latency-independent interface of claim 27, wherein the tag information comprises a tag command that identifies a location of associated data, and the control information comprises commands that indicate whether associated data is continued from a previous location or from a new location.
- 29. The latency-independent interface of claim 28, wherein the control information further comprises a reset command.
- 30. The latency-independent interface of claim 28, wherein the control information further comprises size information comprising a size dominant that indicates size of associated data.
- 31. A method of transmitting and receiving signals between first and second hardware components, comprising the steps of:

transmitting a data gate signal;

transmitting or receiving data under the control of the data gate signal;

transmitting a media gate signal;

transmitting mode selection information under the control of the media gate signal; and

receiving a buffer attention signal.

30

AI

5

10

- 32. The method of claim 31, wherein the mode selection information comprises tag information and control information.
- 33. The method of claim 32, wherein the tag information comprises a tag command that identifies a location of associated data, and the control information comprises commands that indicate whether associated data is continued from a previous location or from a new location.
- 34. The method of claim 33, wherein the control information further comprises a reset command.
- 35. The method of claim 33, wherein the control information further comprises size information comprising a size command that indicates size of associated data.
- 36. A method of transmitting and receiving signals between first and second hardware components, comprising the steps of:

receiving a data gate signal;

transmitting or receiving data under the control of the data gate signal;

receiving a media gate signal;

receiving mode selection information under the control of the media gate signal; and

transmitting a buffer attention signal.

- 37. The method of claim 36, wherein the mode selection information comprises tag information and control information.
- 38. The method of claim 37, wherein the tag information comprises a tag command that identifies a location of associated data, and the control information comprises commands that

30

5

10

indicate whether associated data is continued from a previous

39. The method of claim 38, wherein the control information further comprises a reset command.

location or from a new location.

- 40. The method of claim 38, wherein the control information further comprises size information comprising a size command that indicates size of associated data.
- 41. A method of transmitting and receiving signals between first and second hardware components, comprising the steps of:

transmi/tting and receiving a data gate signal;

transmitting or receiving data under the control of the data gate signal;

transmitting and receiving a media gate signal;

transmitting and receiving mode selection information under the control of the media gate signal; and

transmitting and receiving a buffer attention signal.

- 42. The method of claim 41, wherein the mode selection information comprises tag information and control information.
- 43. The method of claim 42, wherein the tag information comprises a tag command that identifies a location of associated data, and the control information comprises commands that indicate whether associated data is continued from a previous location or from a new location.
- 44. The method of claim 43, wherein the control information further comprises a reset command.

30

5

- 45. The method of claim 43, wherein the control information further comprises size information comprising a size command that indicates size of associated data.
- 46. An interface protocol between at least two hardware components, comprising:
 - a transmitted data gate signal;
- a data signal carrying data that is transmitted or received under the control of the data gate signal;
 - a transmitted media gate signal;
- a mode selection signal carrying mode selection information that is transmitted under the control of the media gate signal; and
 - a received buffer attention signal.
- 47. The interface protocol of claim 46, wherein the mode selection information comprises tag information and control information.
- 48. The interface protocol of claim 47, wherein the tag information comprises a tag command that identifies a location of associated data, and the control information comprises commands that indicate whether associated data is continued from a previous location or from a new location.
- 49. The interface protocol of claim 48, wherein the control information further comprises a reset command.
- 50. The interface protocol of claim 48, wherein the control information further comprises size information comprising a size command that indicates size of associated data.

30

5

- 51. An interface protocol between at least two hardware components, comprising:
 - a received data gate signal;
- a data signal carrying data that is transmitted or received under the control of the data gate signal;
 - a received a media gate signal;
- a mode selection signal carrying mode selection information that is received under the control of the media gate signal; and
 - a transmitted buff or attention signal.
- 52. The interface protocol of claim 51, wherein the mode selection information comprises tag information and control information.
- 53. The interface protocol of claim 52, wherein the tag information comprises a tag command that identifies a location of associated data, and the control information comprises commands that indicate whether associated data is continued from a previous location or from a new location.
- 54. The interface protocol of claim 53, wherein the control information further comprises a reset command.
- 55. The interface protocol of claim 53, wherein the control information further comprises size information comprising a size command that indicates size of associated data.
- 56. In interface protocol between at least two hardware components, comprising:

30

5

10

a data gate signal transmitted by a first hardware component and received by a second hardware component;

a data signal that transmits data between the first and second hardware components under the control of the data gate signal;

a media gate signal transmitted by the first hardware component and received by the second hardware component;

a mode selection signal that transmits mode selection information from the first hardware component to the second hardware component under the control of the media gate signal; and

a buffer attention signal transmitted by the second hardware component and redeived by the first hardware component.

- 57. The interface protocol of claim 56, wherein the mode selection information comprises tag information and control information.
- 58. The interface protocol of claim 57, wherein the tag information comprises a tag command that identifies a location of associated data, and the control information comprises commands that indicate whether associated data is continued from a previous location or from a new location.
- 59. The interface protocol of claim 58, wherein the control information further comprises a reset command.
- 60. The interface protocol of claim 58, wherein the control information further comprises size information comprising a size command that indicates size of associated data.

5

10

61. A device-readable medium embodying a program of instructions for execution by a device for performing a method of transmitting and receiving signals between first and second hardware components, the program of instructions comprising instructions for:

transmitting a data gate signal;

transmitting or receiving data under the control of the data gate signal;

transmitting a media gate signal;

transmitting mode selection information under the control of the media gate signal; and

receiving a buffer attention signal.

- 62. The device-readable medium of claim 61, wherein the mode selection information comprises tag information and control information.
- 63. The device-readable medium of claim 62, wherein the tag information comprises a tag command that identifies a location of associated data, and the control information comprises commands that indicate whether associated data is continued from a previous location or from a new location.
- 64. The device-readable medium of claim 63, wherein the control information further comprises a reset command.
 - 65/ The device-readable medium of claim 63, wherein the control information further comprises size information comprising a size command that indicates size of associated data.

14

5

10

66. A device-readable medium embodying a program of instructions for execution by a device for performing a method of transmitting and receiving signals between first and second hardware components, the program of instructions comprising instructions for:

receiving a data gate signal;

transmitting or receiving data under the control of the data gate signal;

receiving a media gate signal;

receiving mode selection information under the control of the media gate signal; and

transmitting a buffer attention signal.

- 67. The device-readable medium of claim 66, wherein the mode selection information comprises tag information and control information.
- 68. The device-readable of claim 67, wherein the tag information comprises a tag command that identifies a location of associated data, and the control information comprises commands that indicate whether associated data is continued from a previous location or from a new location.
- 69. The device-readable medium of claim 68, wherein the control information further comprises a reset command.
 - 70. The device-readable medium of claim 68, wherein the control information further comprises size information comprising a size command that indicates size of associated data.

AI

5

10

71. A device-readable medium embodying a program of instructions for execution by a device for performing a method of transmitting and receiving signals between first and second hardware components, the program of instructions comprising instructions for:

transmitting and receiving a data gate signal;
transmitting or receiving data under the control of the data gate signal;

transmitting and receiving a media gate signal;
transmitting and receiving mode selection information
under the control of the media gate signal; and
transmitting and receiving a buffer attention signal.

- 72. The device-readable medium of claim 71, wherein the mode selection information comprises tag information and control information.
- 73. The device-readable medium of claim 72, wherein the tag information comprises a tag command that identifies a location of associated data, and the control information comprises commands that indicate whether associated data is continued from a previous location or from a new location.
- 74. The device-readable medium of claim 73, wherein the control information further comprises a reset command.
 - 75. The device-readable medium of claim 73, wherein the control information further comprises size information comprising a size command that indicates size of associated data.